Problems with memory cells in your computer's RAM (where you do your programming) can sometimes be quite subtle. It would be clear that you had a bad cell somewhere if your computer responded to your question, ? FRE(1) by saying that you had 320 bytes free before you'd even put a program in. But what about the less obvious memory problems? A cell might only go strange when the cell next to it contains a five. Or it might work fine, but fail after a certain amount of time passes. Such subtle failures, fortunately relatively rare, can have you looking in vain for a bug in your program. Mr. Scanlon presents a sophisticated memory testing program here (in machine language, for any computer which uses the 6502 chip, Apple, CBM/PET, Alari, OSI, VIC). This program can uncover some of those more subtle cell failures.

Track Down Those Memory Bugs!

Leo J. Scanlon Inverness, FL

34

If you just went out and bought a new tape recorder, a pair of jeans, or a quart of milk, you'd find out in short order just how good or bad the product is. If the tape recorder makes a Sousa march sound like a funeral dirge, back to the store it goes. Likewise, the jeans will show their quality after the first washing, and your nose knows if the milk is bad!

Unfortunately, faults in a computer memory board may not be that evident. Certainly, you will spot obvious defects – a crack in the board, missing chips, and the like – but if the board is operating at all, you'll probably need a diagnostic program to pinpoint any specific problem. This article presents one such program. It was developed on a Rockwell AIM 65 microcomputer, but it can run on any 6502-based computer, provided you alter the output routines. The general principles can, of course, be applied to other types as well.

Besides "dead" chips, which cannot store any data, memory boards have a variety of other potential problems. For example, some chips contain one or more bits that will not accept information, or bits that just hold the information briefly, then lose it. Other chips will not accept certain bit patterns, or affect other memory chips in the array. We can't hope to write a single program that will identify all possible errors, but the program given here will isolate most errors – or at least give you enough information to delve deeper into the problem.

The Test Algorithm

The diagnostic program in this article uses an algorithm that was implemented for 68000-based systems by Robert D. Grappel ("M68000 Diagnostic Program Tests Memory," *EDN*, April 15, 1981, pp. 157-158). This algorithm has two main loops. The first loop fills the tested portion of memory with increasing bit patterns; 000000002 is written into the first byte, 000000012 is written into the second byte, and so on. With this done, the second loop checks the memory contents and prints an error message each time a mismatch is detected.

The test then repeats, each time incrementing the contents of each byte. Thus, after 256 cycles, each byte has held all possible values. Note that the test is destructive; any pre-test information in the affected RAM will be eradicated.

The program described here also allows you to check for either hard failures or soft failures. Hard failures are those that cause the loss of ability to change the state of one or more bits, whereas soft failures allow a change, but revert back to the original state after a period of time. For soft failure testing, the time delay between write and read/verify has been set at one minute, arbitrarily.

Program Flowcharts


With the two tasks now defined, we can look at a program that will do the job. Before doing so, however, it will be helpful to investigate the overall structure of the two loops, by looking at their flowcharts.

Figure 1 shows the sequence of operations for the write loop, the loop that fills the test portion of memory with increasing bit patterns. This loop is preceded by some necessary initialization. First, the cycle count is set to 255. We actually want 256 cycles, but with a microprocessor that has only eight-bit registers (and memory locations), it is convenient to use 255, and plan ending the test when the cycle count has decremented past zero, to an all-ones (hex FF) state.

Next, the start pattern – the pattern that will be written into the first test location – is initialized to zero. Admittedly, zero is arbitrary. Since we will cycle through memory 256 times, each location will eventually receive every possible bit pattern. Therefore, it really doesn't matter which value goes into the first byte.

The microprocessor then calculates the byte count, by taking the difference between the specified end address and start address, and adding one. This is followed by a call to a set-up subroutine, which sets the "base address" equal to the starting address, fetches the start pattern and sets a byte index equal to zero. (The use of the terms base address and index here show that we plan to use

Figure 1: Initialization and Write Sequences



one of the 6502's *indexed* addressing modes. These modes calculate an effective address by adding the contents of an index register – X or Y – to an absolute or indirect base address.)

At this point, the microprocessor enters the actual write loop. It starts by writing a pattern into memory, decrementing the byte count, then checking whether test memory has been entirely filled with test patterns (byte count = 0). When the byte count is zero, the microprocessor branches to the read/verify loop, at either its soft error test or hard error test entry point; path A or path B, respectively. Otherwise, pattern and index are incremented, in preparation for writing to the next byte.

When the index has been incremented past hex FF, and reaches zero, a new base address is calculated, by adding 256 to the existing base address. Again, this is necessary because our index registers are only eight bits wide. A nonzero index causes the microprocessor to loop back to write the next pattern into memory. This concludes our discussion of the write loop.

As expected, the sequence of the read/verify loop (Figure 2) is very similar to that of the write loop. However, the read/verify loop has two separate entry points, one for soft error testing (in which the loop is preceded by a one-minute time delay), and the other for hard error testing. The read/verify loop begins with a call to the SETUP subroutine, to fetch the starting test pattern and reinitialize the base address and index.


With this initialization completed, the byte-by-byte comparisons begin. This consists of comparing the contents of each memory location against the test pattern that was written into it. If a mismatch is detected, the microprocessor calls an error subroutine, to print out the pertinent information – bad address, expected pattern and the pattern read. The rest of the read/verify loop is identical to the bottom of the write loop, except that when all locations have been read, the read/verify loop increments the start pattern and checks for end-oftest (cycle count less than zero). If further testing is necessary, the microprocessor branches back to the beginning of the write loop.

The Diagnostic Program

Now that you understand the criteria of the program and its sequences, we can look at the program itself. Program I shows the initialization and write sequence, the portion of the program that was flowcharted in Figure I. Note that before executing the program, three parameters must be stored in zero page:

- 1. Store the *starting address* in locations 00 and 01, with the low byte in 00.
- 2. Store the *ending address* in locations 02 and 03, with the low byte in 02.
- **3.** Select soft error testing or hard error testing by storing a value of 00 or 01, respectively, in location 04.

Figure 2: Read/Verify Sequence



Program 1: Source Code for Initialization and Write Sequences

HDE ASSEMBLER REV 2.2

```
LINE#
           ADDR
                   OBJECT
                                 LABEL SOURCE
01-0010
           2000
                                  ; THIS PROGRAM TESTS MEMORY FOR BOTH HARD AND
01-0020
           2000
                                    SOFT ERRORS.
01-0030
           2000
                                  * BEFORE EXECUTING, STORE THE FOLLOWING
                                 # BEFORE EXECUTING, STURE THE FULLWING
F PARAMETERS IN MEMORY:
LOCS. 00 AND 01 = STARTING ADDRESS
LOCS. 02 AND 03 = ENDING ADDRESS
LOC. 04 = HARD ERROR (01) OR SOFT ERROR (00)
THE PROGRAM RETURNS TO THE MONITOR WHEN DONE.
01-0040
           2000
           2000
01-0050
01-0060
01-0070
           2000
01-0080
           2000
01-0100
           2000
                                  ; USER-SUPPLIED PARAMETERS
01-0120
           2000
                                  START *=*+2
                                                                ; STARTING ADDR
01-0130
           0000
                                                                # ENDING ADDR
# HARD/SOFT ERROR TEST SELECT
           0002
                                          *=*+2
01-0140
                                  HARD
01-0150
           0004
                                          *=*+1
01-0170
           0005
                                  # EQUATES FOR WORKING STORAGE IN ZERO PAGE
01-0190
           0005
                                                                # BYTE COUNT
01-0200
           0007
                                  WCOUNT *=*+2
                                                                F WORKING BYTE COUNT
                                  STARTP *=*+1
                                                                  STARTING PATTERN
01-0210
           0009
01-0220
           000A
                                  BADDR *=*+2
                                                                # BASE ADDRESS
                                                                FATTERN IS SAVED HERE FERROR BYTE ADDRESS
01-0230
           000D
                                  SPAT *=*+1
PADDR *=*+2
                                                                ; WORKING BYTE FOR PRINT ROUTINE
                                  ROTLOC *=*+1
01-0250
           000F
                                  # AIM 65 MONITOR SUBROUTIINES
01-0270
           0010
                                                                ; PRINT A, AS TWO ASCII CHARS.
; OUTPUT A TO PRINT BUFFER
; RESET DISPLAY & PRINTER
01-0290
                                  NUMA
                                          =$EA46
           0010
                                 OUTPRI =$F000
CRLOW =$EA13
01-0300
01-0310
           0010
                                  ; INITIALIZATION SEQUENCE
01-0330
           0010
                                           *=$200
01-0350
                                          LDX #255
LDA #0
                                                                ; CYCLE COUNT = 255
01-0360
01-0370
           0200
0202
                   A2 FF
A9 00
                                  TNTT
                                                                ; STARTING PATTERN = 0
01-0380
            0204
                   85 09
                                          STA STARTP
                                                                ; BYTE COUNT = END ADDR. -
01-0390
           0206
                   38
                                          SEC
01-0400
            0207
                                           LDA END
                                                                ; START ADDR. + 1
           0209
020B
                   E5 00
85 05
                                          SBC START
01-0410
                                           STA BCOUNT
01-0420
                   A5 03
                                          LDA END+1
01-0430
            020D
                                           SBC START+1
01-0440
           020F
                   E5 01
                                          STA BCOUNT+1
INC BCOUNT
01-0450
            0211
01-0460
           0213
                   E6 05
                   DO 02
                                           BNE MLOOP
01-0470
           0215
                                          INC BCOUNT+1
JSR SETUP
01-0480
01-0490
01-0510
           0217
0219
                   E6 06
                                                                ; INITIALIZE COUNT, ADDR, INDEX
                   20 80 02
                                  MLOOP
            021C
                                  # WRITE SEQUENCE
                                  WRITE STA (BADDR),Y
STA SPAT
                                                                # WRITE PATTERN INTO NEXT BYTE
01-0530
                                                                  AND SAVE PATTERN
                   85 OC
01-0540
            021F
01-0550
            0220
                   38
                                           SEC
                                                                ; DECREMENT BYTE COUNT
                                           LDA WCOUNT
01-0560
            0221
                   A5 07
E9 01
                                           SBC #1
01-0570
                                          STA WCOUNT
LDA WCOUNT+1
            0225
01-0580
                   A5 08
01-0590
            0229
                   E9 00
                                           SBC #0
01-0600
                                           STA WCOUNT+1
01-0610
            022B
                   85 08
                                           BNE INCP
                                                                ; BYTE COUNT = 0?
                   DO OA
01-0620
            0220
                                           CHP WCOUNT
01-0630
            022F
                   C5 07
                                           BNE INCP
           0231
0233
                   DO 06
01-0640
                                           CMP HARD
                                                                ; YES. GO READ/VERIFY
01-0650
01-0660
            0235
                                           BUE READH
            0237
                                           BEG READS
01-0670
                   F0 00
```

LINE#	ADDR	OBJECT	LABEL	SOURCE	
01-0680 01-0690 01-0700 01-0710 01-0720 01-0730 01-0740	023B 023C 023E 023F 0241	A5 OC 18 69 O1 C8 DO DB E6 OB DO D7	INCP	LDA SPAT CLC ADC #1 INY BNE WRITE INC BADDR+1 BNE WRITE	; NO. GET PATTERN ; AND INCREMENT IT ; INCREMENT INDEX ; INDEX = 0? ; YES. ADD 256 TO BASE ADDRESS ; AND GO WRITE TO NEXT BYTE

ters; OUTPRI sends one character to the print buffer; CRLOW initializes the display and printer to their "start" positions.

42

The rest of Program 1 shows the source code for the initialization sequence and the write loop. The programming is straightforward, so you should have no problem following it if you studied the flowchart in Figure 1. Note that the write loop is

terminated when the byte count has been decremented to zero. At that time, we interrogate the contents of the user-specified parameter HARD (location \$04), and branch to the read/verify sequence, at either READS (if HARD contains zero) or READH (if HARD contains a nonzero value).

April, 1982. Issue 23

The read/verify sequence, shown in Program 2, also follows its earlier flowchart (Figure 2), and

Program 2: Source Code for Read/Verify Sequence

```
LINE#
           ADDR
                    OBJECT
                                 LABEL SOURCE
01-0760
           0245
                                 ; READ/VERIFY SEQUENCE, ENTER HERE FOR SOFT
01-0770
           0245
                                 ; ERROR TESTING
01-0790
           0245
                                 READS
                                                               F SAVE X (CYCLE COUNT) ON STACK
                  8A
                                         TXA
01-0800
           0246
                  48
                                          PHA
01-0810
           0247
0247
                                              MINUTE BEFORE BEGINNING TO READ
#200 ; EXECUTION COUNT = 200
                                 ; WAIT
                                         ONE
                  A9 C8
                                 DELAY1
                                         LDA
           0249
024B
01-0830
                                          LDX
                                                               ; LDAD X AND Y FOR A 300 MS. DELAY
                                 D300
                  AO EA
01-0840
                                          LDY
                                              #$EA
01-0850
           024D
                                          DEX
01-0860
           024E
0250
                  DO FD
                                          BNE WAIT
                                                               F LOOP UNTIL X = 0
01-0870
                  88
                                          DEY
01-0880
           0251
                  DO FA
                                          BNE WAIT
                                                               ; LOOP UNTIL Y = 0
                                                               # DECREMENT TIMING BYTE
01-0890
           0253
                  38
                                          SEC
                                          SBC
01-0900
01-0910
           0256
0258
                  DO F1
                                          BNE. D300
                                                               ; LODP UNTIL A = 0
                  68
                                          PLA
01-0930
                                                               # RESTORE CYCLE COUNT
                  AA
                                 ; ENTER HERE FOR HARD ERROR TESTING
READH JSR SETUP ; REINITIALIZE PARAMETERS
01-0940
           025A
01-0950
           025A
                  20 BC 02
                  D1 0A
85 0C
01-0960
                                          CMP
                                              (BADDR) , Y
                                                               # BYTE = TEST PATTERN?
                                          STA SPAT
01-0970
           025F
01-0980
           0261
                  FO 03
                                          BEQ
                                              DECBC
01-0990
           0263
                  20 A1 02
                                          JSR
                                              ERROR
                                                                  NO. PRINT ERROR MESSAGE
YES. DECREMENT BYTE COUNT
                                 DECBC
01-1000
                  38
                                         SEC
                  A5 07
E9 01
85 07
01-1010
01-1020
01-1030
           0267
                                              WCOUNT
                                          SBC
           0269
           026B
                                          STA WCOUNT
01-1040
01-1050
                  A5 08
E9 00
                                         LDA WCOUNT+1
SBC #0
           026D
           026F
                                          STA WCOUNT+1
01-1060
           0271
                                                               ; BYTE COUNT = 0?
           0273
0275
                  DO 04
                                         BNE INCP1
01-1070
01-1080
01-1090
                                          BEG DECCC
                                                                        GET PATTERN
           0279
027B
                                 INCP1
01-1100
                   A5 0C
                                          LDA SPAT
                                                                 AND INCREMENT IT
INCREMENT INDEX, TOO
                   69 01
                                          ADC
01-1110
01-1120
           027D
                  CB
                                          INY
                                                                 INDEX = 0?
YES. ADD 256 TO BASE ADDRESS
                                              COMP
                                          BNE
01-1130
01-1140
           027E
                  no pp
           0280
                                          INC
                                              BADDR+1
                                                                   AND GO COMPARE NEXT BYTE
                                          BNE COMP
01-1150
           0282
                  DO D9
                                                                 INCREMENT START PATTERN
DECREMENT CYCLE COUNT
01-1160
01-1170
                  E6 09
                                 DECCC
                                          INC STARTP
           0284
           0286
                                          DEX
CPX
                                                                 COUNT CYCLE NEGATIVE?
                  EO FF
01-1180
           0287
                                          BNE
                                               MLOOP
01-1190
           0289
                  DO 8E
                                                                  YES. RETURN TO MONITOR
01-1200
                                          BRK
```

needs no additional description. However, you may be interested in the one-minute time delay routine that gets executed if you are testing for soft errors. This routine, DELAY1, generates the one-minute delay by executing a 300-millisecond delay routine (D300) 200 times! Readers who are interested in the details of this and other delay routines are referred to my book 6502 Software Design (Howard W. Sams & Co., 1980). Because the D300 uses the X Register – which holds our program's cycle count – the contents of that register must be saved on the stack while the time delay is being generated.

The final program, Program 3, shows the source code for the set-up subroutine (SETUP), followed by the error printout subroutine (ER-ROR). As was mentioned previously, if the read/verify sequence reads a pattern that does not match the expected pattern, the error subroutine prints

out three items of information: the address of the offending location, the expected pattern (the "S/B" pattern) and the pattern that is actually read (the "1S" pattern). As an aid to identifying faulty bits within a memory location, the S/B and 1S patterns are printed in a binary representation. To do this, ERROR calls a second subroutine (BINARY) that left-rotates the contents of a working zero-page location, ROTLOC, eight times. After each rotate operation, BINARY outputs an ASCII 1 or ASCII 0 to the printer.

Figure 3 shows the kind of listing that the ERROR subroutine produces. To generate this listing on my AIM 65, I selected three locations within the monitor ROM – LOCATIONS \$E000, \$E001, and \$E002 – knowing that a read/verify test on ROM will always fail. As you can see, the printout has been retyped for publication, because the AIM 65 printer output does not reproduce very well.

Program 3: Source Code for Set-Up and Error Subroutines

	LINE#	ADDR	OBJECT	LABEL	SOURCE	PAGE	0004
	1-1230 1-1250	028C 028C		: TUTO	SUBROUTINE TRANS	EDC 1	THE DATE COUNT TO
	1-1260	028C			WORKING BYTE COUN		
0	1-1270	028C					TTERN, AND SETS INDEX = 0
	1-1290	0280	A5 05 85 07	SETUP	LDA BCOUNT	; INI	TIALIZE WORKING BYTE COUNT
	1-1300	028E 0290	85 07 A5 06		STA WCOUNT LDA BCOUNT+1		
	1-1310	0270	85 08		STA WCOUNT+1		
	1-1330	0294	A5 00		LDA START	; TO	BEGIN, BASE ADDR = START ADDR
0	1-1340	0296	85 OA		STA BADDR		
	1-1350	0298	A5 01		LDA START+1		
	1-1360	029A	85 OB		STA BADDR+1		
	1-1370	029C	A5 09		LDA STARTP		TIALIZE PATTERN
	1-1380	029E	A0 00		LDY #0	FINI	0EX = 0
0	1-1390	02A0	60		RTS		
^	1-1410	02A1		# PRIN	T ERROR INFORMATI	N	
	1-1420	02A1			ADDRESS (HEX)	••	
	1-1430	02A1		; 5/B	PATTERN (BINARY)		
Ö	1-1440	02A1		; IS	PATTERN (BINARY)		
	1-1460	02A1	98	ERROR	TYA	; SAV	JE Y DN STACK
	1-1470	02A2	48		PHA		OU ATE COTHE APPRECE
	1-1480	02A3	18		CLC	, CAL	CULATE PRINT ADDRESS
	1-1490	02A4 02A6	65 OA 85 OD		ADC BADDR STA PADDR		
	1-1500	02A8	A9 00		LDA #0		
**	1-1510	02AA	65 OB		ADC BADDR+1		
	1-1530	02AC	85 OE		STA PADDR+1		
	1-1540	02AE	20 13 EA		JSR CRLOW	; RES	SET DISPLAY AND PRINTER
	1-1550	02B1	AO 00		LDY #0	# PRI	INT LOC LINE
O	1-1560	02B3	B9 OB O3	L00P1	LDA LINE1,Y		
	1-1570	0286	20 00 FO		JSR OUTPRI		
	1-1580	0289	C8		INY		
	1-1590	02BA	CO 07		CPY #7 BNE LOOP1		
	1-1600	0280	DO F5 A5 OE		LDA PADDR+1		
	1-1610	02BE 02C0	45 UE 20 46 EA		JSR NUMA		
	1-1620	0203	A5 OD		LDA PADDR		*1
	17-1020	0263	HO OD				

```
LINE#
           ADDR
                    OBJECT
                                 LABEL SOURCE
           0205
01-1640
                   20 46 FA
                                           ISR NUMA
01-1650
                   20 13 EA
                                           JSR CRLOW
01-1660
            02CB
                   B9 OB 03
                                  1.00P2
                                          LDA LINE1.Y
                                                                # PRINT S/B LINE
           02CE
                   20 00 FO
                                          JSR DUTERI
01-1680
            02D1
                   CO OF
01-1690
           02D2
                                          CPY
01-1700
            02D4
                   DO F5
                                          BNE
                                               LOOP2
01-1710
01-1720
                   A5 0C
20 F6 02
                                          LDA SPAT
JSR BINARY
           0206
           02D8
01-1730
01-1740
           02DB
                   20 13 EA
                                               CRLOW
           02DE
                   AO OF
                                          LBY
                                               #LINE3-LINE1
01-1750
           02E0
                   B9 OB 03
                                 L00P3
                                               LINE1,Y
                                          LDA
                                                                F PRINT IS LINE
01-1760
01-1770
           02E3
                   20 00 F0
C8
                                          JSR OUTPRI
                                          INY
01-1780
01-1790
           02F7
                   CO 17
                                          CPY
           02E9
                   DO F5
                                          BNE LOOPS
           02EB
02EC
01-1800
                   68
01-1810
                   48
                                          PHA
01-1820
           02ED
                                          TAY
01-1830
           02EE
                                          LDA
JSR
                  B1 OA
                                               (BADDR),Y
01-1840
01-1850
           02F0
                   20
                      F6 02
                                               BINARY
           02F3
                   68
                                          PLA
01-1860
           02F4
                   AB
                                          TAY
01-1870
           02F5
01-1890
           02F6
                                 FRINT PATTERN IN BINARY FORMAT
01-1910
                                 BINARY LDY #8
01-1920
01-1930
                  85 OF
           02F8
                                          STA ROTLOC
                                 ROTATE ROL ROTLOC
BCC SBZERO
           02FA
                   26 OF
                                                               ; IS BIT A 1 DR A O7
01-1940
01-1950
           02FC
02FE
                  90 04
A9 31
                                          LDA #'1'
                                                               ; IT'S A 1
01-1960
           0300
                  DO 02
                                          BNE PBIT
01-1970
01-1980
           0302
                  A9 30
20 00 F0
                                 SBZERO LDA *'O'
PBIT JSR OUTPRI
                                                               ; IT'S A O
01-1990
           0307
                                          DEY
01-2000
           0308
                  DO FO
                                          BNE ROTATE
01-2010
           030A
                  60
01-2030
           030B
                                 # MESSAGES FOR ERROR SUBROUTINE
01-2050
01-2060
           030B
0312
                  20 20
20 20
                                 LINE1
LINE2
                                          .BYT
                                                      S/B=
                                          . BYT
01-2070
           031A
                  20 20
                                          .BYT
01-2080
           0322
                                          . END
```

Execution Times For The Test Program

ERRORS = 0000

Having seen the source code listings, you now know that the test program occupies slightly more than a page of memory; to be exact, it occupies 290 bytes. However, you're probably more curious about how long the program takes to execute – which translates to how long you will have to stand around before you know whether or not the memory is "bug-free."

END OF ASSEMBLY = 0321

In testing for hard errors, the program takes about 25 seconds to test 1024 (or 1K) bytes, if your computer has a 1-MHz clock. This means that it will take six minutes and 45 seconds to test a 16K-

byte board.

In testing for *soft errors*, the program introduces a one-minute time delay between each write and read/verify sequence. And since the program executes 256 cycles, soft error testing will always take two hours and 16 minutes more than hard error testing, *regardless* of how much memory is being tested! Therefore, it will take roughly two hours, 22 minutes and 45 seconds to test a 16K board for soft errors. Clearly, it's best to check for hard errors first, then re-check for soft errors if you're still having problems.

```
Figure 3: Sample Error Printout
```

```
LOC. = E000

S/B = 00000000

IS = 01000110

LOC. = E001

S/B = 00000001

IS = 01010010

LOC. = E002

S/B = 00000010

IS = 01001111

LOC. = E000

S/B = 00000010

IS = 01000110

LOC. = E001

S/B = 00000010

IS = 01010010

LOC. = E002

S/B = 00000011

IS = 01001111

LOC. = E000

S/B = 00000010

LOC. = E001

S/B = 00000011

LOC. = E000

S/B = 00000010

IS = 01000110

LOC. = E001

S/B = 00000011

LOC. = E002

S/B = 00000010

LOC. = E001

S/B = 00000011

LOC. = E001

S/B = 00000011

LOC. = E001

S/B = 00000011

LOC. = E001

S/B = 00000010

LOC. = E002

S/B = 00000100

IS = 01001111
```

0